

101: SA

120: MEMORY CELL ARRAY

102: Y SELECTOR

103: MEMORY CELL

104: REFERENCE MEMORY CELL

105a: BIT LINE (READ/WRITE)

105b: REFERENCE BIT LINE

106: WRITE WORD LINE

107: READ WORD LINE

108: REFERENCE TMR

109: TMR

110: MOS TRANSISTOR

111: GND

112: TRANSISTOR

113: GND

FREE LAYER

INSULATING LAYER

PINNED LAYER

"0"

"1"

Fig. 2 PRIOR ART




Fig. 3 PRIOR ART




Fig. 4




Fig. 5A




Fig. 5B




Fig. 6




Fig. 7





Fig. 8



[illegible]

Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15






Fig. 16

The diagram illustrates a memory cell array (2) and its associated peripheral control logic. The array consists of a grid of memory cells (21) and reference cells (22) connected to word lines (31, 32) and bit lines (34). The memory cells contain tunneling magnetic resistance (27) and MOS transistors (26). The reference cells contain MOS transistors (26r). The array is controlled by write selectors (28, 29) and a write Y selector (24). The peripheral logic includes a constant voltage circuit (5) with MOS transistors M3 and M4, a first current circuit (3) with MOS transistor M5, a second current circuit (4) with MOS transistors M1 and M2, a read Y selector (23) with MOS transistors M5 and M6, and a comparator (13) with inputs A and B. The comparator is connected to the memory array and provides a read signal (SAout). The array is also connected to a read X selector (29) and a read Y selector (24). The array is connected to a read X selector (29) and a read Y selector (24). The array is connected to a read X selector (29) and a read Y selector (24).

Fig. 17





Fi. 19




Fig. 20

